

1) a) For the circuit shown in Figure 1 draw the DC load line and indicate the Q point on this line.
(Use the supplied transistor curve and label the X and Y axis' values)

b) Also determine the ac voltage gain (A_v) of this transistor amplifier? $A_v =$ _____

c) Is this a stiff voltage divider bias circuit? (Show work no guessing is allowed!)

Yes☐

No☐





Figure 1

$I_{CQ} =$ _____

$V_{CEQ} =$ _____



Name:_____ **Student Number:**_____

Name: _____ Student Number: _____

2) For the circuit shown in Figure 2, Q1 and Q2 have identical electrical characteristics:

$V_{BE} = 0.7\text{ V}, \quad \beta = 100, \quad I_{CBO} = 0.$
Also you may assume that $I_C = I_E$ for this circuit.

Find the Tail current (I_{Tail}), the voltage from terminal A to ground (V_A) the voltage from terminal A to terminal B (V_{AB}) as well as the differential gain (A_{dm}).

$I_{Tail} = \rule{1.5cm}{0.4pt}$

$V_A = \rule{1.5cm}{0.4pt} \qquad V_{AB} = \rule{1.5cm}{0.4pt}$

$A_{dm} = \rule{1.5cm}{0.4pt}$




Figure 2

Name:_____ **Student Number:**_____

3) a) For the two stage amplifier shown in Figure 3, calculate the input impedance, Z_{in} , output impedance, Z_{out} , and the overall voltage gain $A_{V(Total)}$.

Assume $\beta = 100$, $|V_{BE}| = 0.7V$, $V_{CE(sat)} = 0.3\text{ V}$, $I_{CBO} = 0$, and that the amplifiers are biased properly.

$Z_{in} =$ _____

$Z_{out} =$ _____

$A_{V(Total)} =$ _____

b) What would the output voltage be in volts peak to peak if the input generator had a source resistance of $1k816\ \Omega$ and a level of 10 mV_{RMS} and the amplifier was driving an external $23\text{ k}\Omega$ load?




Figure 3

Name:_____ **Student Number:**_____

- 4) a) Using the diagram shown in Figure 4, design a JFET common source amplifier that has the following specifications:
- $V_{DD} = 30\text{ V},$

$Z_{in(\text{Min})} = 1\text{M}\,\Omega,$

$Z_{out} = 4\text{k}5\,\Omega,$

$|A_v| = 20,$

$Z_{in(\text{Max})} = 1\text{M}1\,\Omega.$

$R1 =$ _____

$R2 =$ _____

$R_D =$ _____

$R_S =$ _____

- b) With $R_D = R_S$, what voltage level would V_{DD} need to be if we want V_{DSQ} to be in the middle of the V_{DS} load line?

$V_{DD} =$ _____




Figure 4

Name:_____ **Student Number:**_____

5) For the circuit shown in Figure 5, Q1 and Q2 are matched transistors and therefore have identical electrical characteristics:

$V_{BE} = 0.7\text{ V},$

$V_{CE(Sat)} = 0.3\text{ V},$

$\beta = 100,$

$I_{CBO} = 0$

as well $I_{B1} = I_{B2}.$

Determine the voltage across (VLoad) and the current through (ILoad) if RLoad is 10 kΩ and 40 kΩ.

RLoad	10 kΩ	40 kΩ
VLoad	_____	_____
ILoad	_____	_____




Figure 5

Name:_____ **Student Number:**_____